spi.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * (c) danielinux 2019
  3. *
  4. * GPLv.2
  5. *
  6. * See LICENSE for details
  7. */
  8. #include <stdint.h>
  9. #include "spi_drv.h"
  10. #include "system.h"
  11. void spi_cs_off(void)
  12. {
  13. GPIOA_BSRR |= (1 << SPI_FLASH_PIN);
  14. DMB();
  15. while(!(GPIOA_ODR & (1 << SPI_FLASH_PIN)))
  16. ;
  17. }
  18. void spi_cs_on(void)
  19. {
  20. volatile int i;
  21. GPIOA_BSRR |= (1 << (SPI_FLASH_PIN + 16));
  22. DMB();
  23. while(GPIOA_ODR & (1 << SPI_FLASH_PIN))
  24. ;
  25. }
  26. static void spi_flash_pin_setup(void)
  27. {
  28. uint32_t reg;
  29. AHB1_CLOCK_ER |= GPIOA_AHB1_CLOCK_ER;
  30. reg = GPIOA_MODE & ~ (0x03 << (SPI_FLASH_PIN * 2));
  31. GPIOA_MODE = reg | (1 << (SPI_FLASH_PIN * 2));
  32. reg = GPIOA_PUPD & (0x03 << (SPI_FLASH_PIN * 2));
  33. GPIOA_PUPD = reg | (0x01 << (SPI_FLASH_PIN * 2));
  34. reg = GPIOA_OSPD & ~(0x03 << (SPI_FLASH_PIN * 2));
  35. GPIOA_OSPD |= (0x03 << (SPI_FLASH_PIN * 2));
  36. }
  37. static void spi1_pins_setup(void)
  38. {
  39. uint32_t reg;
  40. AHB1_CLOCK_ER |= GPIOA_AHB1_CLOCK_ER;
  41. /* Set mode = AF */
  42. reg = GPIOA_MODE & ~ (0x03 << (SPI1_CLOCK_PIN * 2));
  43. GPIOA_MODE = reg | (2 << (SPI1_CLOCK_PIN * 2));
  44. reg = GPIOA_MODE & ~ (0x03 << (SPI1_MOSI_PIN * 2));
  45. GPIOA_MODE = reg | (2 << (SPI1_MOSI_PIN * 2));
  46. reg = GPIOA_MODE & ~ (0x03 << (SPI1_MISO_PIN * 2));
  47. GPIOA_MODE = reg | (2 << (SPI1_MISO_PIN * 2));
  48. /* Alternate function: use low pins (5,6,7) */
  49. reg = GPIOA_AFL & ~(0xf << ((SPI1_CLOCK_PIN) * 4));
  50. GPIOA_AFL = reg | (SPI1_PIN_AF << ((SPI1_CLOCK_PIN) * 4));
  51. reg = GPIOA_AFL & ~(0xf << ((SPI1_MOSI_PIN) * 4));
  52. GPIOA_AFL = reg | (SPI1_PIN_AF << ((SPI1_MOSI_PIN) * 4));
  53. reg = GPIOA_AFL & ~(0xf << ((SPI1_MISO_PIN) * 4));
  54. GPIOA_AFL = reg | (SPI1_PIN_AF << ((SPI1_MISO_PIN) * 4));
  55. }
  56. static void spi1_reset(void)
  57. {
  58. APB2_CLOCK_RST |= SPI1_APB2_CLOCK_ER_VAL;
  59. APB2_CLOCK_RST &= ~SPI1_APB2_CLOCK_ER_VAL;
  60. }
  61. uint8_t spi_read(void)
  62. {
  63. volatile uint32_t reg;
  64. do {
  65. reg = SPI1_SR;
  66. } while(!(reg & SPI_SR_RX_NOTEMPTY));
  67. return (uint8_t)SPI1_DR;
  68. }
  69. void spi_write(const char byte)
  70. {
  71. int i;
  72. volatile uint32_t reg;
  73. do {
  74. reg = SPI1_SR;
  75. } while ((reg & SPI_SR_TX_EMPTY) == 0);
  76. SPI1_DR = byte;
  77. do {
  78. reg = SPI1_SR;
  79. } while ((reg & SPI_SR_TX_EMPTY) == 0);
  80. }
  81. void spi_init(int polarity, int phase)
  82. {
  83. spi1_pins_setup();
  84. spi_flash_pin_setup();
  85. APB2_CLOCK_ER |= SPI1_APB2_CLOCK_ER_VAL;
  86. spi1_reset();
  87. SPI1_CR1 = SPI_CR1_MASTER | (5 << 3) | (polarity << 1) | (phase << 0);
  88. SPI1_CR2 |= SPI_CR2_SSOE;
  89. SPI1_CR1 |= SPI_CR1_SPI_EN;
  90. }